Porting QEMU to Plan 9: QEMU Internals and Port Strategy

Nathaniel Wesley Filardo

September 11, 2007

Abstract

This paper discusses the difficulties which must be overcome to port the QEMU processor emulator [2] to Plan 9. It begins with a detailed look at QEMU’s internal machinery and outlines the difficulties encountered. For each, it discusses the currently favored approach towards a workable solution. In many cases, alternatives and mechanisms for subsequent improvements and optimizations are also presented. It is hoped that this paper also provides useful groundwork for other, future ports of QEMU to novel platforms and compilers.
## 1 Overview

1.1 The Nature of QEMU .................................................. 4
1.2 Simulated Hardware .................................................. 5
1.3 Portability .............................................................. 5
1.4 Roadmap ................................................................. 5

## 2 QEMU The Emulator

2.1 Translation .............................................................. 5
  2.1.1 Translation of Basic Blocks ...................................... 5
  2.1.2 Synchronous Fault Escape Hatch ............................... 6
2.2 Advanced Tricks With Translation Buffers ......................... 6
  2.2.1 Function Calls To Reduce Translation Size ................. 7
  2.2.2 Lazy Evaluation ................................................. 7
  2.2.3 Chaining Translation Buffers .................................. 9
  2.2.4 Jumping Within A Translation Buffer ....................... 9
  2.2.5 Translation Buffers as Data Structures ..................... 10
2.3 A Closer Look at Micro-Ops ........................................ 10
  2.3.1 Coring ............................................................. 10
  2.3.2 Register Allocation .............................................. 11
  2.3.3 External References ............................................ 11
  2.3.4 Constant Folding ................................................. 11
  2.3.5 Providing Non-local Control Flow ............................ 11
  2.3.6 Micro-Ops as Data Structures ................................. 12

## 3 Achieving Dynamic Translation on UNIX/GCC Hosts

3.1 Overview ............................................................... 12
3.2 Compiling the Dynamic Translator ................................ 12
3.3 Requirements of Micro-Op Control-flow Graphs ................... 12
3.4 Register Allocation ................................................... 13
3.5 Relocation ............................................................. 14
  3.5.1 Relocation of Functions and Globals ....................... 14
  3.5.2 “Abusive” Relocation to Simulate Immediate Parameters .... 15
  3.5.3 Relocation and Intermediate Formats of Compilation .... 15
  3.5.4 Abusive Relocation on Hosts Without Immediate Load ...... 15
3.6 Translation Block Structure ......................................... 16
3.7 Micro-Op Non-local Control Flow .................................. 16
  3.7.1 Exiting The Translation Buffer Normally ................... 16
  3.7.2 Jumping Within A Translation Buffer ....................... 16
  3.7.3 Chaining Translation Buffers ................................. 16
3.8 Conclusion .............................................................. 17

## 4 Achieving Dynamic Translation on Plan 9 Hosts

4.1 Overview ............................................................... 17
4.2 Compiling The Dynamic Translator ................................ 17
4.3 Requirements of Micro-Op Control-flow Graphs ................... 17
  4.3.1 kence and Coring ............................................... 17
  4.3.2 Alternatives .................................................... 18
4.4 Register Allocation ................................................... 19
4.5 Relocation ............................................................. 19
  4.5.1 Relocation and Intermediate Formats of Compilation .... 19
  4.5.2 Plan 9’s Dynamic Load Facility ............................... 20
4.6 Translation Block Structure ......................................... 20
4.7 Micro-Op Non-local Control Flow .................................. 21
  4.7.1 Revisiting GOTO TB() .......................................... 21
  4.7.2 A Return To C .................................................. 21
  4.7.3 Using longjmp() Everywhere ................................. 21
  4.7.4 Alternatives ..................................................... 22
5 Other Porting Issues

5.1 Register Calling Conventions .............................................. 22
5.2 Translation Block Program Counter ..................................... 22
5.3 Explicit Branch PredictionOverrides .................................... 22
5.4 Memory Management ....................................................... 23
5.5 Locking ........................................................................... 23
5.6 Interacting With The Outside World .................................... 23
5.7 User Interface ................................................................. 24

6 Summary

6.1 Earlier Work and Acknowledgements .................................. 24

A QEMU Interrupt Bug ............................................................ 26
1 Overview

QEMU is a fast, portable emulator of many architectures, including IA-32 (X86), PPC, and SPARC. It seems worthwhile to bring it to the Plan 9 environment so that certain Linux applications (e.g., firefox) can be made available and to provide an environment for kernel testing.

1.1 The Nature of QEMU

Bochs [4] is a well-known, portable IA-32 emulator. Bochs uses simulation to emulate the guest system: it disassembles and simulates each instruction one at a time. While straightforward and as accurate as desired by the implementors, this approach is slow as many host instructions (function dispatch, entry, evaluation, and return) must be run for each guest instruction.

QEMU, on the other hand, uses an on-the-fly translation technique where guest code is first translated into an equivalent series of so-called “micro-operations,” which are then copied, modified, and concatenated to produce a block of native code. These micro-ops range in complexity from simple simulated register transfers to integer and floating point math to memory load and store operations (which require simulating the guest architecture’s paging mechanism).

Translation is currently done per basic block of guest code and translations are cached for reuse.

We will consider, as an explicit comparison, the X86 ARPL instruction. The Intel “type” of this function is ARPL r/m16,r16, meaning that it takes two operands, the first is a 16 bit register or memory location and the second is a 16 bit register. Bochs will decode enough of the instruction to determine that it is some form of ARPL and will call BX_CPU_C::ARPL_EwGw, a function of 55 lines which contains calls to determine the type of operands, conditional branches, and calls to load and store functions. QEMU, on the other hand, will decode the instruction once into a specialized series of micro-ops:

- Move the first guest operand into the 0th internal simulation register. Depending on the bits of the “ModR/M” byte following the ARPL instruction byte, the translator will pick either a memory fetch or a register transfer; the test is performed by the translator, so the generated instruction stream will not include a branch.
  - If the instruction involves a memory load, then two things happen: first, QEMU emits a micro-op, or several, to compute the address into a temporary register called A0. The simplest case is absolute addressing, in which case the micro-op used is op_movlA0imm(). Then it selects a micro-op like op_moviwDwuser_T0A0() which loads an unsigned word (16 bits) from the address in A0 to T0, using a user-mode MMU lookup.
  - If, on the other hand, the source is a register, the register is simply transferred to T0 by the appropriate micro-op, such as op_movwEBX_T0(), which is a word-sized (16 bit) transfer to the lower half of EAX.
- Fetch a 16-bit value from the host state variable which holds the indicated guest CPU register or and place it in QEMU’s 1st internal simulation register. Here another word-size register-transfer micro-op, perhaps op_movwEBX_T1(), is used.
- Do the core of the ARPL instruction. This micro-op, op_arpl demands that its operands are in temporary registers 0 and 1, as has just been set up by the previous two micro-ops.
- Move the result from the 0th temporary back to the original host state variable holding the indicated register or emulate a store to memory. Again, this will be specialized either to a store or a register move, depending on the “ModR/M” byte, matching the decision made in the first step. Micro-ops here are the duals of the ones in the first step such as op_movlEwT0A0() and op_movwT0EAX.

Once the sequence of micro-ops for a basic block has been determined, the translator then converts the sequence into host machine code and stores the result in the translation cache for subsequent use.

The core concept of QEMU can then be understood in terms of a loop with this basic structure:

1. If a guest interrupt is pending, adjust the emulated machine state as appropriate to invoke the guest’s interrupt handler.
2. If the translation cache does not contain a translation of the basic block starting with the next instruction we wish to execute, perform the translation of a basic block of guest code and store it in the cache.
3. Perform a subroutine call into the basic-block translation starting at the next instruction.

The result is an execution pattern alternating between bursts of host instructions implementing one basic block of guest instructions and a sequence of host instructions performing house-keeping and translation. In Section 2 we will discuss this design in more detail as well as some optimizations that QEMU uses.

---

1An odd instruction related to segment selector requested privilege level.
2For details, the masochistic should consult Intel’s Instruction Set Reference. Not suitable for all audiences.
3At several places in this paper we will explicitly name micro-ops from the X86 guest translator. Since every target architecture provides its own vocabulary of micro-ops, the individual operations will vary across guests, but some names are common by convention.
1.2 Simulated Hardware
Both Bochs and QEMU simulate hardware at a very low level. Both have software representations of buses and peripherals such as video cards, network cards, and disk controllers. Both Bochs and QEMU provide to the simulation accurate models of a limited set of hardware, including interrupt controllers, bus drivers, disk controllers, disk drives, keyboards, mice, video cards, and network cards. Over time, this set has grown to include a reasonable selection of devices likely to be supported by guest operating systems. Both Bochs and QEMU use BIOSes run inside the simulation to initialize certain parts of the hardware, a design decision which allows the device emulators to remain faithful to the original hardware.

Outside the simulation, these device drivers (drives?) make use of host features to provide the simulation and the user with desired functionality. Some examples are

- Video frame-buffers are exposed via the user’s choice of UIs. For QEMU, options include a SDL window, a VNC server, and no graphical output.
- Networks under QEMU can be disabled, bridged to the host kernel, created over a UNIX socket using a virtual Ethernet protocol (allowing other QEMU and compatible simulators and virtualizers to participate), or entirely simulated by QEMU.

1.3 Portability
QEMU is reasonably modular, with guest-specific parts of the emulator largely factored out into their own files and directories.\(^4\) All guests speak the same interface to the core, drivers, and dynamic translator. Of the some 111,000 lines of code\(^5\) for the entire QEMU system, the guest-specific components constitute roughly a third. The X86 guest in particular occupies under 8,000 lines of code. The relative compactness of the guest descriptions enables QEMU, unlike Bochs, to simulate a large number of guests.

QEMU’s dynamic translator requires that its platforms expose symbol and relocation information about their compiled executables. Fortunately, most of this information is desirable for more “respectable” reasons such as debuggers, dynamic loaders, or support of separate compilation. Most modern platforms offer most of the needed infrastructure or are a small patch away from doing so.

Further, QEMU is written almost entirely in C, creating a layer of isolation between host and guest environments. Notably the dynamic translator is written entirely in C with some GNU extensions. This structural portability, coupled with GCC’s large list of supported systems, endows QEMU with a large degree of portability across host systems. The obstacles for porting to Plan 9 will be largely the use of GCC extensions, teaching QEMU about Plan 9’s a.out format, and some UNIXisms in the host driver code.

1.4 Roadmap
The next section gives an in-depth look at the current state of QEMU’s universe, focusing on the dynamic translator as both a provider of tools to other parts of QEMU and as a consumer of the larger system’s offered tools. Then, with that groundwork, we discuss mechanisms for offering the same tools on a Plan 9 system. We then visit, briefly, some less-explored, hopefully smaller issues that may be encountered in the port.

2 QEMU The Emulator
QEMU uses a portable dynamic code translator \(^2\) to achieve fast emulation of guest code. It does not natively know the instructions of its host architecture – instead, each guest specifies, in C, a library of micro-operations as well as a guest-code disassembler and translator into its micro-ops vocabulary. These micro-operations can be thought of as a kind of virtual machine, albeit one optimized for simulation of the guest system. The operations themselves include register transfer, explicit (rather than implicit, see \(^2\)) condition code update code, bitwise operations, integer and floating math, and memory load and store operations.

In this section we will investigate QEMU’s translation into micro-ops and optimizations to enhance performance. We begin with an explicit example of translation, which will guide our discussion through later sections.

2.1 Translation
2.1.1 Translation of Basic Blocks
Figure 1 shows a small X86 basic block with a conditional jump at its end, and the micro-op representation of that loop. Each op specifies a micro-op which is to be copied into the translation buffer. Those which appear to be given

---
\(^4\)Some per-host and per-target code remains in common files, using \#ifdef to select the right one.
\(^5\)grep -c \\;
\(^6\)Of interest in particular to the Plan 9 community are its X86, ALPHA, MIPS, PPC, and possibly SPARC targets.
arguments are making use of a technique we call “constant folding” – Section 2.3.4 explains in more detail, but for now it is sufficient to imagine that QEMU has a mechanism for parameterized micro-ops. In particular, \( \text{tb} \) refers to the meta-data associated for the current translation buffer.

The code emitted in response to \texttt{JNZ} may seem especially odd. See Section 2.2.3 and 2.2.4 for details of control flow handling. The translation given is not faithful to QEMU’s handling of condition code calculations; see Section 2.2.2 for details.

### 2.1.2 Synchronous Fault Escape Hatch

Since almost every instruction may potentially raise a synchronous fault (such as an MMU fault), strictly following “basic block” decoding would give translation buffers that contained one (or few) guest instruction(s). Instead, we would like to consider only \textit{explicit} guest control flow (viz. branches, both conditional and unconditional) when translating, as synchronous faults are rare. This requires, however, that the emulator provide a recovery strategy for when a fault arises in the middle of a translation buffer. QEMU uses \texttt{longjmp()} to bail out from a translation buffer back to the emulation core if a fault synchronous to the instruction stream must be issued. Upon returning from the synchronous fault, a new translation buffer is created starting from the interrupted instruction.\textsuperscript{7}

### 2.2 Advanced Tricks With Translation Buffers

QEMU improves performance beyond the basic approach outlined in Section 1.1 in a few key ways. First, large or expensive host operations (such as emulating guest MMU operations) are not directly placed into the translation buffer, but are contained in helper functions called from the micro-ops. Second, optimizations are performed to improve the efficiency of the instruction sequences emitted by the translator. Third, control flow is complicated in ways which allow the execution of many basic blocks worth of code between invocations of the house-keeping, decoding, and translation code paths.

\textsuperscript{7}Execution cannot resume in the middle of that translation buffer as it may have been evicted from cache by translations of the guest fault handling mechanism, for example.
2.2.1 Function Calls To Reduce Translation Size

The MMU operations implicit in most instructions of modern systems are themselves complex. Typically, a translation cache is added to reduce the number of trips to memory, but at the expense of even greater code complexity. Placing all of this complexity in each translation buffer at each memory operation site would be extremely expensive.

Further, some guest instructions are themselves remarkably complex; the X86 instruction CPUID is a good example\(^8\) and requires about 75 lines of C even in QEMU’s simplistic implementation.\(^9\) Unlike ARPL, CPUID has entirely different behaviors based on the contents of registers; this implies that either the micro-op implementing CPUID will be very large (CISC micro-op library approach) or that CPUID will be decomposed into a lengthy list of micro-ops (RISC approach).

Instead of the usual approach, where the translator would copy code to implement the MMU operation(s) or CPUID instruction into the translation buffer, in these cases the micro-ops contain function calls to helper functions such as \texttt{ldl\_kernel}, for a long read in kernel mode, and \texttt{helper\_cpuid}, which contains the complete implementation of CPUID.

2.2.2 Lazy Evaluation

Every instruction implicitly modifies the instruction pointer and almost every instruction makes updates to the processor’s condition codes (zero, overflow/carry, etc.). However, it is relatively rare that the guest code truly cares about its instruction pointer’s value, as long as the instructions are dispatched in the right order. Almost every instruction updates at least one of the condition codes, but very few read from the condition codes, and most of those that do are conditional jumps.

Consider, as an explicit example, the loop in Figure 1, running on a X86. In addition to the arithmetic manipulation, the processor specification requires that

- ADDL must update both the zero and carry condition codes.
- SUBL must update both the zero and carry condition codes.
- Both instructions must move the instruction pointer forward to the next instruction.

Since an entire basic block of code is translated, QEMU avoids updating the instruction pointer until the block is finished or explicitly reads it. For the example in Figure 2, neither the ADDL nor SUBL read the instruction pointer. Thus, the translator can eliminate their updates to it. Here, then, we can simply update the instruction pointer once per possible next basic block, at the end of the basic block, using \texttt{op\_imp\_im}.

Condition codes are a little more interesting. The QEMU documentation [1, Section 2.4] declares, cryptically:

- Good CPU condition codes emulation (EFLAGS register on x86) is a critical point to get good performances.
- QEMU uses lazy condition code evaluation: instead of computing the condition codes after each x86 instruction, it just stores one operand (called CC\_SRC), the result (called CC\_DST) and the type of operation (called CC\_OP).
- CC\_OP is almost never explicitly [sic] set in the generated code because it is known at translation time.
- In order to increase performances, a backward pass is performed on the generated simple instructions (see target-i386/translate.c:optimize\_flags()). When it can be proved that the condition codes are not needed by the next instructions, no condition codes are computed at all.

This is two separate optimizations rolled together. First, it means that QEMU’s micro-ops library has separated knowledge of

- How to do an operation, such as ADDL,
- What features of an ADDL influence the condition codes (i.e., a source (constant or register) and the output register), and
- How the condition codes are to be updated from these features (e.g., for an ADDL, the zero flag is set if the destination is zero and the carry flag is set if the destination is less than the source operand).

Each class is associated with its own set of micro-ops, such as \texttt{op\_addl\_T0\_T1} for the first; \texttt{op\_update2\_cc} for the second; and \texttt{op\_set\_cc\_op}, \texttt{op\_mov\_T0\_cc}, and \texttt{op\_mov\_s\_flags\_T0} for the third. In actuality, \texttt{op\_mov\_T0\_cc} and other condition-code calculation functions use a lookup table, indexing on the last operation set by \texttt{op\_set\_cc\_op}.

QEMU carries out a liveness analysis pass over the condition codes and substitute in “simplified” versions of the translation to avoid unnecessary computation. We can see immediately that ADDL’s computation of the condition codes are superfluous because the next instruction, SUBL, clobbers them. QEMU substitutes in a no-operation for ADDL’s update, which is simply not transcribed into host operations (i.e., \texttt{op\_nop} has zero size). At the end of the basic block, two optimizations apply: first, a specialized jump can be substituted to avoid calculating the condition codes here;\(^8\) Doubtless introduced with only the best of intentions, it is now a fossil record of the evolution of the X86 architecture.

\(^9\) The QEMU implementation is a switch statement which loads hard-coded values into CPU registers. Since QEMU does not provide the ability to switch on and off individual CPU features and since any (reasonable) answer it provides for things like cache sizes is as good as another, this is a reasonable approach.
Figure 2: A simplified view of translation into host code, showing optimizations on condition codes and instruction pointer calculations. Translations are represented in C rather than micro-op names for clarity.
second, since the value of the condition codes is now unnecessary, avoid computing them but leave enough information in case they are essential later.\textsuperscript{10}

This lazy evaluation interacts with the synchronous fault mechanism. Upon a synchronous fault, the emulator core reverse engineers the instruction pointer by looking at the host’s instruction pointer and divining which instruction was in progress. It requires that all instructions are translated into a series of micro-ops which are as restartable as guest instructions; thus most instructions translate into a series of loads into temporary registers, computation on those temporaries, and a single transfer back to actual registers or store to memory.

It is worth noting that the condition code optimizations should also interact with the synchronous fault mechanism, but they do not. Observationally, no guest depends on the condition codes during synchronous fault handling, so QEMU does not ensure their accuracy. It does, however, ensure the accuracy of all condition codes that are live at the time of the synchronous fault so that the guest code may be restarted.

### 2.2.3 Chaining Translation Buffers

The use of translation buffers reduces the per-instruction overhead dramatically over a more traditional emulation approaches. However, even with translation buffers, control flow must return to the emulator’s main loop every time, even if the basic block ends with a jump to a fixed address (as is common, for example, with basic blocks resulting from if-then-else or switch-case control flow). In the limit, we would like to translate the entire program at once. However, this likely would not fit in cache and we would need a mechanism to exit an infinite loop once we had called into one.

Instead, we can still translate on the level of basic blocks (which allows the optimizations above) but construct a mechanism for chaining them together, so that control flow does not always need to first return to the emulator loop. This can be achieved with a pattern of specialized micro-ops implementing the following algorithm:

1. If the successor translation block is known, jump to it. Otherwise, do nothing. QEMU calls this operation \texttt{GOTO\_TB()}, but from the translator’s perspective it is encapsulated in micro-ops, such as the creatively named \texttt{op\_goto\_tb0()}.
2. Set the guest’s program counter to the next instruction we wish to execute after leaving this basic block. The micro-op is somewhat confusingly called \texttt{op\_ jmp\_im()}.
3. Write this translation buffer’s address into the $0^{th}$ temporary register, via \texttt{op\_movl\_T0\_im()}.
4. Return to the emulator’s loop. Some housekeeping is required here, but the ultimate operation is called \texttt{EXIT\_TB()}, which is also provided to the translator by a micro-op, \texttt{op\_exit\_tb()}.

Note that the optimization of translation buffer chaining is currently only available for jumps to the same page as the jump instruction.

When the main loop is invoked because no successor was defined, there is an opportunity to chain translations together. The main loop looks up the guest program counter in the translation cache, obtains the address of the associated translation buffer, and patches the current translation buffer. Next time through, the main loop need not be invoked.

This also handles the infinite loop case neatly. If QEMU enters a sequence of translation buffers chained together in an infinite loop, eventually a SIGALARM will force QEMU into a signal handler. It can then undefine the successor values of recently executed translation buffers and return. This will cause execution to “fall out” into the house-keeping main loop “soon,” and the main loop will force the guest into its timer interrupt handler.

### 2.2.4 Jumping Within A Translation Buffer

The above mechanism for chaining works as long as each basic block has only one successor. However, conditional jumps have two successor blocks: the one taken on condition match and the other where the conditional jump acts like a no-op. We will call these the “branch taken” and “branch not taken” successors, respectively.

One simple approach would be to prohibit chaining translation buffers ending on conditional branches. Then, the conditional branch micro-ops would simply set the guest instruction pointer depending on their tests. Control flow would return to the emulator loop and the right thing would happen. However, this requires that every conditional jump cause a return to the emulator loop, every time through – that is, even after the successor for a given path has been translated and placed in cache.

In order to take advantage of translation block chaining in the presence of conditional jumps, there must be (at least\textsuperscript{11}) two sets of chaining meta-data, one for each arm of the jump. \texttt{GOTO\_TB()} must be parameterized to specify which set of chaining data is to be considered for this trip out of the translation buffer. In the case where \texttt{GOTO\_TB()} does not know its successor, the emulator loop needs to be told which chaining meta-data is to be updated.

\textsuperscript{10}In order to ensure correctness of condition codes for successor basic blocks, the translator considers all condition codes “live” at the end of a basic block.

\textsuperscript{11}One could imagine a more sophisticated translator that could place several conditional jumps into one translation unit so long as there were not possibility of looping.
These changes in and of themselves are insufficient: despite parameterization, we have not provided a way for the translation buffer to conditionally jump to one path or the other. QEMU’s micro-ops libraries provide micro-ops that transfer control to another point in the translation buffer by jumping, using a mechanism QEMU calls GOTO_LABEL_PARAM(), which may be thought of as simply a host JMP instruction with enough room in the instruction to jump to any address. As with GOTO_TB() and EXIT_TB(), GOTO_LABEL_PARAM() is exposed to the translator by being contained within specialized micro-ops.

Recall that the translation procedure involves disassembling guest instructions, selecting an appropriate sequence of micro-ops, and then translating that sequence into host instructions. During the selection phase, the translator can look up the size of each micro-op’s host code. Thus it can readily learn which offsets into the translation buffer are between micro-ops. It can even bind these offsets to named “labels” during translation and pass them to the code generator.

This somewhat tortured mechanism allows us to translate guest conditional jumps into host condition testing and unconditional jumps. Specifically, a guest conditional jump, say JZ %EAX, with both destinations on the same page is, in both micro-ops and pseudo-code:

```
op_movl_EAX_T0
T0 = EAX

opal_jz_T0(l1) if(!T0)  
GOTO_LABEL_PARAM(l1)

opal_goto_tb0
GOTO_TB(0) /* Not taken branch */

opal_jmp_im(not-taken)
EIP = &(not-taken)

opal_movl_T0_im(tb | 0)
T0 = tb | 0

opal_jmp_label(l2)
GOTO_LABEL_PARAM(l2)

l1:
opal_goto_tb1
GOTO_TB(1) /* Taken branch */

opal_jmp_im(taken)
EIP = &(taken)

opal_movl_T0_im(tb | 1)
T0 = tb | 1

l2:
opal_exit_tb
EXIT_TB()
```

That is, if the condition is true, control will follow the branch taken branch (the code after l1) and, the first time through, will fall through the GOTO_TB(), to return to the emulator loop. The emulator will then find in cache or translate the branch taken successor into its own translation buffer and patch this one for next time. If, next time through, the condition is still true, control will directly chain to the appropriate translation block. If not, control will follow the branch not taken successor and the symmetric thing will happen.

2.2.5 Translation Buffers as Data Structures

Translation buffers (and the micro-ops that comprise them) may be thought of as data structures, generated and consumed throughout QEMU’s execution, supporting unusual operations once constructed:

- Set/Reset the branch not taken / sole successor.
- Set/Reset the branch taken successor.
- Execute the translation buffer.
- Bail out of execution from the middle of the translation buffer.

2.3 A Closer Look at Micro-Ops

The micro-ops are written in (GNU) C, but manipulated as largely opaque binary data (once compiled) by the dynamic translator. That is, the dynamic translator uses as little introspection into the micro-ops compiled form as it can get away with; in particular, it does not attempt to disassemble the generated instruction stream. There are, however, some “charming” features of the dynamic translator’s use of these compiled functions.

2.3.1 Coring

Since C functions complete by returning, and most compilers produce code with prologues on entry and epilogues to return, the existing dyngen design is to mechanically strip both to extract the core of the function. These cores can then be pasted together and the entire mass given a prologue and epilogue to create a function at runtime. Assuming that each core has a unique return point in its epilogue (that is, at its highest address), this will work exactly as desired: instead of returning, each concatenated function will simply hand control off to the next by falling through.
2.3.2 Register Allocation

GCC has extended the C language to allow some control over the register allocator. QEMU’s targets, whenever possible, assign host registers to hold a pointer to the emulator environment, the temporary registers, and a subset of the guest’s registers. The goal is to reduce memory traffic and address computations for the common cases seen in the micro-ops library.

However, as some hosts may have registers smaller than some guests, most guests provide code for the case where registers are unavailable. This is fortunate, as it means platforms whose C compilers do not allow such fine-grained (and non-portable) control over the compiler’s output can use these other pathways for their initial port. Section 4.4 discusses how to eliminate explicit register allocation for the initial port and a mechanism for explicitly using registers on Plan 9 in more detail.

2.3.3 External References

Almost all micro-ops reference global variables,¹² and some make function calls to helper functions. Examples of helpers notably include complex things such as MMU emulation and odd things like the X86 instruction CPUID’s implementation. Thus, whenever a micro-op core is copied around, it needs to be rewritten using relocation information so that these references are still valid. While the linker does, indeed, do this, the function bodies are dynamically copied into translation units at runtime, meaning that the relocation pass must be done, again, within QEMU itself.

2.3.4 Constant Folding

An additional use of relocation meta-data is to emulate guest operations with immediate data (e.g., constants to be loaded into registers). Consider that QEMU might be asked to simulate both movl $0x5, %eax and movl $0x2BADDO0D, %eax. Possible approaches to this problem include having specialized micro-ops (perhaps the ability to load, byte-wise, into T0), generating constant pools and emitting memory-to-register transfer instructions, making use of ordinary external reference relocation, or perhaps (ab)using the stack to pass parameters to translation units. However, it would be ideal if guest-code immediate values could, whenever possible, be host-code immediate values as well. For example, upon encountering the X86-32 operation movl $0x5, %eax while running on an X86-64, we would like to emit movl $0x5, %r15d into the translation buffer.¹³

Constants may be folded into the instruction stream by manipulating the relocation of specially named global variables. To separate this use of relocation from the more standard relocation done for functions, we term this “abusive relocation.” Details may be found in Section 3.5.2.

2.3.5 Providing Non-local Control Flow

Much as we could refer to “taken” and “not-taken” successors of translation blocks, we may refer to “taken” and “not-taken” successors of individual micro-ops. All micro-ops (except those which exit the translation buffer) have a natural “not-taken” successor of the next micro-op in the translation buffer. Micro-ops involved in non-local control flow may additionally have “taken” successors, which may be said to be either “near” if it is in the current translation buffer and “far” if it is in another translation buffer. For simplicity (despite the capability of the mechanisms to allow this), QEMU does not jump into non-zero offsets of other translation buffers.

As discussed above, there are three mechanisms provided to translation buffers by micro-ops for non-local control flow:

- **EXIT TB()** for returning to the emulator loop,
- **GOTO LABEL PARAM()** for branching within a translation buffer, and
- **GOTO TB()** for chaining translation buffers.

**EXIT TB()** is relatively uninteresting, so we focus here on the other two.

**GOTO LABEL PARAM()** is an unconditional transfer of control to a near successor. However, micro-ops may have conditionals around their use of **GOTO LABEL PARAM()**, as was seen in the example of translation buffers having multiple successors. It should be noted that near successors, being identified by labels, are fixed at translation time.

**GOTO TB()** is a conditional transfer of control to a far successor. It only transfers control when the far successor has been translated, otherwise it acts as a no-op. To achieve this “off” mode, the control flow transfer mechanism is hijacked and pointed at the next (by address) instruction, forming an expensive no-op. Unlike **GOTO LABEL PARAM()**, the destination here is dynamic: it can be set and reset arbitrarily by the emulation core.

¹² Especially in absence of QEMU’s host-register allocation.
¹³ Register %r15d is used on an X86-64 host to store the X86 guest %EAX register.
2.3.6 Micro-Ops as Data Structures

Much as we could view translation buffers as odd data structures, micro-ops themselves are similarly odd data structures, supporting a larger vocabulary of mind-bending operations statically, at compile time; dynamically, at the request of the emulator; and at execution time.

- **Static Operations:**
  - Extract core.
  - Enumerate relocation requirements.
  - Enumerate constant-folding parameters.
  - Enumerate control-flow parameters and exports.

- **Dynamic Operations At Translation Time:**
  - Copy core to target address.
  - Relocate function calls.
  - Fold a value in for a constant parameter.
  - Set a jump’s destination label.
  - Export GOTO TB() labels.

- **Execution Operations Within A Micro-Op:**
  - Make a function call.
  - Read from global store (and/or registers).
  - Write to global store (and/or registers).
  - Go to the next micro-op\(^{14}\) (“branch not taken successor”)
  - Transfer control to another micro-op in this translation buffer(“near branch taken successor”).
  - Transfer control to another translation buffer(“far branch taken successor”).
  - Exit back to the emulator loop.

- **Dynamic Operations After Translation Time:**
  - Set a GOTO TB() destination.

3 Achieving Dynamic Translation on UNIX/GCC Hosts

3.1 Overview

We now turn our attention to the implementation details enabling each of these operations, discussing QEMU’s current implementation on GCC. In the next section, we will give a parallel structure for work on Plan 9.

3.2 Compiling the Dynamic Translator

The compilation phases are shown in Figure 3. A tool called “dyngen” takes the compiler-generated host-specific version of the micro-op library and produces C necessary for the runtime translator to make use of these routines.

Since dyngen consumes the intermediate format, the micro-ops bodies are linked directly into QEMU: coring is then done by simply not copying the prologue and epilogue sections, rather than actually shedding that data.

3.3 Requirements of Micro-Op Control-flow Graphs

In order to support the current “coring” mechanism (Section 2.3.1), micro-ops must compile into assembler such that they have a unique epilogue that happens to be at the highest address. Some micro-ops, though, are sufficiently complex that it is not obvious (or necessary) that all paths converge on the function’s unique epilogue. Consider the X86 guest’s micro-op that is the core of the X86 ARPL instruction (from target-i386/op.c:1180):

```c
void OPRPROC op_arpl(void)
{
    if ((T0 & 3) < (T1 & 3)) {
        T0 = (T0 & ^3) | (T1 & 3);
        T1 = CC_Z;
    } else {
        T1 = 0;
```

\(^{14}\)This is not nearly as trivial as one might wish.
Figure 3: Compiling the micro-ops library with GCC.

```c
FORCE_RET();
```

\( \text{Tn} \) and \( \text{CC}_Z \) are preprocessor macros for the temporary registers used by the translation and for the condition code zero flag, respectively. In the absence of the mysterious \( \text{FORCE}_\text{RET}() \), the control flow graph is as shown in Figure 4(a). In this case, there may well be a “return” instruction in the middle of the host instruction stream, rendering the micro-op unsuitable for concatenation, as in Figure 5(a).

\( \text{FORCE}_\text{RET}() \) is a hack to overcome this problem, an attempt to force all paths through the function to a singular ending. The desired effect on the control flow graph is shown in Figure 4(b). GCC’s code generator, then, when presented with such a function, apparently always places an end at the highest address of the function (though this is by no means strictly necessary). Specifically, \( \text{FORCE}_\text{RET}() \) is defined (at \text{dyngen-exec.h:197} to be

\[ \text{\_asm\_ \_volatile\_\_} \text{"" : : : "memory"}; \]

This is an empty inline asm block decorated (with \_volatile\_) so that block motion and lifting is disabled in GCC. \( \text{FORCE}_\text{RET}() \)s are placed only where necessary, presumably determined by intuition or debugging. However, when it works, it works: \text{op\_arpl} with \( \text{FORCE}_\text{RET}() \) compiles as in Figure 5(b), having only one return instruction at its highest address.

### 3.4 Register Allocation

For performance, QEMU typically binds the temporary variables and (some subset of the registers) of the guest machine into the host’s registers while running the translated code.

This is achieved in GNU C by declaring variables with an extended syntax (in, for example, \text{target-i386/exec.h:46}):
Figure 5: GCC 4.1.3 on X86-64 compilation results for `op_arpl`.

(a) Without the use of `FORCE RET()`.
(b) With use of `FORCE RET()`.

```c
register target_ulong T0 asm(AREG1);

where AREG1 is determined by `dyngen-exec.h` in a host-specific way. On X86-32, for example, AREG1 is defined to be ebx. GNU C semantics are that globals of this form reserve the register for the entire program[3, Section 5.38].

Since various micro-ops either are stubs around calls to helper functions or may call helper functions or call out to raise exceptions in certain paths, QEMU choses only callee-save registers according to typical calling convention.15

There is extant code in QEMU (see, for example, `target-i386/exec.h:38-40`) for the case where the guest registers are larger than the host’s, and so the temporaries Tn must be held in memory. However, for performance, QEMU always assigns a host register to hold a pointer to the host’s model of the guest CPU’s state; since this is a host pointer there is no worry of size mismatch.

3.5 Relocation

QEMU makes use of the host platform’s ability to carry out dynamic loading (or separate compilation) to allow its micro-ops to make function calls and reference global variables. Further, the mechanism is used “abusively” to load constants and for the implementation of non-local control flow.

3.5.1 Relocation of Functions and Globals

As discussed earlier, many host instructions are sufficiently complex that the best approach to translating them is to emit a function call to a C implementation. This is achieved by having special micro-ops which contain only a call to its “helper” function. While simple in theory, this runs into trouble in practice.

On many architectures, including X86, the default addressing mode for subroutine calls is relative to the instruction pointer. Since the dynamic translator is copying code, the instruction pointer will be different than the compiler anticipated, and the offset must be corrected in order for the code to work. Concretely, the `op cpuid` function in QEMU’s binary (compiled with GCC 4.1.3 on X86-64) looks like

```assembly
00000000049dbc8 <op_cpuid>:
49ebc8: 48 83 ec 08  sub $0x8,%rsp  
49ebcc: e8 8f bc 00 00  callq 4a9860 <helper_cpuid>  
49ebd1: 48 83 c4 08  add $0x8,%rsp  
49ebd5: c3  retq
```

Notice that the machine representation of the `callq` is actually “the address of the end of this opcode (0x49ebd1) plus 0x0000bc8f” which gives 0xa9860, or `helper_cpuid`. Thus the translator needs not only the compiled output from each micro-op C function but also the information about which parts of the binary must be rewritten in which way. This is exactly the relocation meta-data. To ensure that the compiler generates relocation records, helpers are defined in a separate C file from the micro ops.

15This has not been thoroughly verified, but it is the case at least on X86-32, X86-64, and PPC.
Explicitly, the generated C part of the dynamic translator for emitting a `op_cpuid` micro-op is:

```c
extern void op_cpuid();
extern char helper_cpuid;
memcpy(gen_code_ptr, (void*)((char*)&op_cpuid+0), 13);
*(uint32_t*)(gen_code_ptr + 5) = (long)(&helper_cpuid) - (long)(gen_code_ptr + 5) + -4;
gen_code_ptr += 13;
```

Here, five bytes into the host instruction stream, the dynamic translator will land a computed expression such that at runtime the call is correctly dispatched to `helper_cpuid`.

### 3.5.2 “Abusive” Relocation to Simulate Immediate Parameters

The X86 micro-op corresponding to an “immediate load long” is `op_movl_T0_imu` (target-i386/op.c:427), which, with some explanatory definitions (from `dyngen-exec.h`) above, is:

```c
static int __op_param1;
#define PARAM1 ((long)(&__op_param1))
void OPPROTO op_movl_T0_imu(void)
{
    T0 = (uint32_t)PARAM1;
}
```

The code, as written, appears to load the address of a global variable, `__op_param1` into the temporary `T0`. However, this is not quite its use. Since this global is subject to relocation and link time, dynGen has a handle into the translation and can control exactly the value that is loaded to the register. Explicitly, this compiles (again, with GCC 4.1.3 on X86-64) to:

```asm
0000000000497019 <op_movl_T0_imu>:  
497019:  44 8d 3d 7c 3e 27 02 lea 36126332(%rip),%r15d # 270ae9c <__op_param1> 
497020:  c3 retq
```

Here again we see indirection relative to the instruction pointer – “to load the value 0x270ae9c, add 0x02273e7c to the current instruction pointer, 0x497019” – though one could imagine instead that the compiler and linker may have emitted an absolute load. Either case would suffice, as the relocation data allows the dynamic translator to place any value into `T0`. The C code generated to emit `op_movl_T0_imu` is:

```c
extern void op_movl_T0_imu();
memcpy(gen_code_ptr, (void*)((char*)&op_movl_T0_imu+0), 7);
param1 = *opparam_ptr++;
*(uint32_t*)(gen_code_ptr + 3) = param1 - (long)(gen_code_ptr + 3) + -4;
gen_code_ptr += 7;
```

We see that three bytes into the host opcode stream a computed value will be landed such that at execution time the desired value of the parameter (a scalar value, such as `$0x2F` or `$0x2BADD00D`, not the address of any particular symbol) will arrive in `%r15d`, the host register assigned to back the micro-op virtual register `T0`.

The same mechanism is used to fold in addresses for non-local control flow. A slight variant is used to extract offsets into the translation buffers for switching off translation buffer chaining.

### 3.5.3 Relocation and Intermediate Formats of Compilation

Expanding on earlier discussion, dynGen currently takes the `.o` version of the micro-ops and emits C code to copy and do the relocation patching at runtime (see Figure 3). DynGen depends upon the intermediate format having both the native opcodes and the relocation data; on GCC hosts, this requirement is met definitionally.

Because QEMU links both `.o` and the rest of QEMU together, the micro-ops library is free to include `static inline` functions, even in the presence of a compiler which does not consider inline mandatory. Further, things like static data (e.g. constant arrays) are also allowed. In the event that the compiler inlines, or in the case of data, folds in, these static objects, there will be no relocation records, as there are no external references. In the case where the compiler chooses to leave static data around, the relocation records are present and the dynamic translator can simply relocate as normal.

### 3.5.4 Abusive Relocation on Hosts Without Immediate Load

The ARM instruction set lacks immediate load operations; instead constants are pooled together in memory and a special indirect addressing mode allows fast access within a pool.17

---

16 No manual expansion has taken place to produce this example. Behold the horror of generated code.
17 Some discussion of this phenomenon on SPARC and MIPS is contained in [5]. Interestingly, QEMU’s DynGen does not seem to special-case either SPARC or MIPS in this respect; it seems that GCC loads registers using multiple instructions.
Currently libdynld does not understand relocation on ARM, so this discussion is somewhat theoretical. However, it seems worth a brief mention to save somebody else the trouble of discovering it anew.

QEMU currently assumes that the linker’s output is of the form fun1, pool1, fun2, pool2, .... Given a list of micro-ops for a translation buffer, it will concatenate as many micro-ops as it can before the constant pools would be too far away from the first, then place a constant pool, then go back to placing micro-ops. This reduces the number of jumps needed around a translation buffer.

According to Pike’s manual on the Plan 9 C compilers [6], the Plan loader will not produce code of this nature, using instead a single “static base” for the entire program. Since, in our case, the micro-ops library constitutes an “entire program,” the presence of this static base table makes it impossible to extract a micro-op from the dynamic module. It seems that it will be necessary to modify the loaders to either load registers in multiple instructions or emit a constant pool for each function (and therefore cause each function to set the static base register). In the latter case, QEMU must be able to distinguish the loads responsible for rewriting the static base register so that it can further abusively set them.

3.6 Translation Block Structure

Currently, translation buffers are pasted together centers\footnote{Complete with cream filling...} of each of the selected micro-op routines. These cores naturally hand control flow from one to the next by falling off the end: where the compiler had placed the epilogue and RET, dyngen has placed the next micro-op. This picture is complicated by non-local control flow, to which we now turn our attention.

3.7 Micro-Op Non-local Control Flow

Despite that micro-ops are ostensibly written in C, use is made of GNU extensions to achieve non-local control flow transfer. This is used for two ends: exiting the translation unit, and branching inside one to another translation unit.

3.7.1 Exiting The Translation Buffer Normally

The first, exiting the translation unit, is comparatively simple, so we describe it first. The translator can emit code to bail from a translation unit at any point inside the unit. The micro-op for this makes use of a macro, EXIT\_TB(), which is defined per-host-architecture to be a RET via inline assembler (asm("ret");). We cannot define EXIT\_TB() to simply be return because that is used to transfer control to the next micro-op. The difference is subtle: return will compile to “jump to epilogue” which will be cored away, whereas asm("ret"); will compile to RET and survive the coring procedure.

In order for this mechanism to work, it must be the case that the stack does not accumulate junk: when it comes time to return, the return address must be at the top of the stack. This unstated dependency happens to be satisfied by GCC’s particular choice of compilation strategies for sufficiently simple functions like those of the micro-ops library. The exact requirements of the functions such that this condition is true is compiler-dependent; for clarity, though, we note that it is neither necessary nor sufficient to say that micro-op functions do not have local variables: some do (e.g. op\_daa() and friends, which implement X86’s perverse BCD instructions), and compilers may spill intermediates, even if they are not bound to a local, to the stack.

3.7.2 Jumping Within A Translation Buffer

Since the size of each micro-op core is known even before code generation has taken place, the code responsible for selecting micro-ops can keep track of the current offset into the translation buffer. This offset is captured whenever a label is desired; the list of labels is then passed to the translator and used to rewrite the instruction stream, thanks again to relocation records. Specifically, whenever a micro-op wishes to make a non-local jump, it uses the macro GOTO\_LABEL\_PARAM(N), which is simply an inline assembler jump (defined per host architecture) to another abusive symbol, _op\_gen_labelN_. In response to this symbol, dyngen’s emitted code pulls the Nth parameter from the constant pool for this micro-op, looks up its value in the provided label array, and patches that in for the JMP’s target.

3.7.3 Chaining Translation Buffers

Non-local control transfer across translation buffer is used to chain translations together, avoiding returns to the emulation loop. Such chains are undone on an interrupt, so that control returns to QEMU. Each translation unit meta-data object has two patch locations for such chaining, providing up to two successors, as used by conditional jumps.

There are three implementations of QEMU’s mechanism for translation buffer chaining, GOTO\_TB():
• A X86-specific version.
• A PPC-specific version.
• A GNU C implementation making use of GNU C’s Labels as Values extension [3, Section 5.3].

While none of these implementations are suitable for use on Plan 9, it is instructive to consider at least one for concreteness. Tragically, all of the mechanisms here are full of horrors: the host-specific versions “know” which type of relocation records will be emitted by the linker in response to their code, and the GNU C implementation is remarkably odd.

The X86-specific version is inline assembler but probably simpler to explain than the GNUisms in the GNU C implementation. The inline assembler (from exec-all.h:333), with some manual preprocessing, is, approximately:

```c
.section .data
__op_label##n#.op_goto_tb##n :
.long 1f
.section .text
jmp __op_jmp##n
1:
```

Here n is a parameter to \texttt{GOTO\_TB()}; it is either 0 or 1 depending on which meta-data slot is being used for this jump. What this achieves is to place a jump instruction with a destination determined by relocation, using another class of abusive symbols, \texttt{__op\_jmpN}. Dyngen places the address of the patch location into an array for QEMU’s use. The symbol placed in the \texttt{.data} section is yet another abusive class, \texttt{__op_labelN}, to which dyngen responds by producing code to export the address of the relocation (the address of the instruction after the JMP) for the emulator’s use.

After code generation, the translation block’s chains are “reset”, meaning that for the host-specific versions, the jump location is patched with the address of its next instruction. This is, in effect, creating a conditional without any conditional instructions. After the micro-op containing \texttt{GOTO\_TB()}, the translator will have placed micro-ops to store the instruction pointer and return from the translation unit back to the control loop; see section 2.2.4. Upon either finding the next translation in cache or translating it anew, the jump location will be patched to be the head of that unit and the translation units’ meta-data will be updated to show that they are linked. Thus, the next time this translation unit runs, it will jump directly to its successor, rather than have to involve the main loop.

### 3.8 Conclusion

The current implementation of QEMU’s dynamic translator is riddled with platform and compiler-specific knowledge. Any attempt to port QEMU to a new host will have to struggle with these difficulties.

### 4 Achieving Dynamic Translation on Plan 9 Hosts

#### 4.1 Overview

This section parallels the discussion of last section, discussing mechanisms for achieving the same ends on Plan 9.

#### 4.2 Compiling The Dynamic Translator

Since a Plan 9 dynamically loadable module is not an acceptable input to Plan 9’s loaders, we add a mode to dyngen to have it emit the micro-ops’ bodies as character arrays. These character arrays are the \texttt{un-relocated} versions of the functions; that is, they contain the relocation meta-data that will be used by QEMU itself to do relocation. Note that on GCC hosts, for all currently supported execution formats (ELF, COFF, and MACHO), the relocation meta-data is entirely external to the data stream. This allowed GCC hosts to link the micro-op bodies in directly, as the linker’s relocation was not destructive. Since such compile-time relocation would prohibit subsequent relocation, even if the loaders did sprout the ability to consume dlm inputs, dyngen would probably still continue converting the micro-ops to byte arrays.

#### 4.3 Requirements of Micro-Op Control-flow Graphs

##### 4.3.1 kencc and Coring

We have observed that \texttt{cc} – in particular the loader – apparently tends not to produce routines which are readily concatenated, even from code with suitable control graphs such as those in Figure 4(b). Further, it is observationally indifferent to syntactic “suggestions.” This seems to stem from Plan 9’s relatively unique calling convention, whereby most functions do not need prologues or epilogues. For example, with and without the label and \texttt{gotos}, the code of

---

19There is nothing technically prohibiting the loaders from gaining the ability to take dlm inputs, but there has yet to be demand.
Figure 6: Compiling the micro-ops library on Plan 9.

Figure 7(a) compiles by `8c` into the intermediate representation shown in Figure 7(b) but is loaded by `8l` into the host code shown in Figure 7(c).

Removing the statement `global2 = 1;` merely removes its corresponding instruction from the emitted code but does not change the result’s structure. Thus defining `FORCE_RET()` to be a statement with side-effects is insufficient under `cc`. As these productions always end in the middle, they are not suitable for dyngen’s use.

For `8l`, the relevant code motion is carried out in `pass.c:/xfold`. Some investigatory effort towards modifying this routine to produce functions which may be cored and concatenated, but no meaningful results have been achieved. However, it has not been deemed impossible either, so this avenue of attack remains open. Also remaining is to investigate other loaders.

```c
int global, global2;
void quux()
{
    if (global > 0) {
        global = 0;
        goto out;
    } else {
        global = 1;
        goto out;
    }
}
```

(a) Example micro-op like code.  
(b) Intermediate output of `8c`.  
(c) Final output produced by `8l`.

Figure 7: Demonstrating `cc`’s charmingly unique output

### 4.3.2 Alternatives

Since the micro-ops are all built at once (per guest architecture), it is possible that we could add a loader flag to ensure that all functions had only one return, placed at their highest address. This would allow us to define away `FORCE_RET` and trust the loader to do the right thing, rather than scatter `FORCE_RETs` wherever necessary whenever the compiler or loader changed behaviors. However, since we cannot load an already loaded program, an additional program would have to extract the fully loaded, modulo relocation, micro-op bodies and generate C files containing the host code as
data to be compiled into QEMU.

It may also be possible to shim an intermediate program between the compiler and the loader, rewriting the intermediate format so that the loader produces routines which may be cored and concatenated. This would be akin to the syntactic “suggestions” attempted with the `goto`s in 7(a), but at the assembler level. From investigation of 81 this seems to be more difficult than the loader flag above.

Additional discussion can be found in Section 4.6.

Solution

- For the initial port, we can avoid being fancy here. We can avoid coring micro-ops, and we can let them return to enter the next micro-op. For more discussion, see Section 4.6.

4.4 Register Allocation

The simplest, if slowest, mechanism for solving this particular problem is to avoid the explicit use of registers altogether. To be nearly free of explicit register assignments, we would have to flip on the code paths used when the host registers cannot host the guest registers. The sole remaining register assignment is a pointer to the guest CPU’s state structure; we can move this back to global store. Some limited testing of a QEMU built on a Linux host with a global environment variable seems to indicate that this works.

If registerization is indeed desired, it could be achieved via the `extern register` variable class offered by `cc`. However, this class works correctly only when the entire program is compiled with all such declarations available for all compilation units. If at build time, we build all of QEMU’s dependencies, such as `libc` and `libdraw`, with a modified `u.h` that includes the `extern register` declarations, this should suffice. This may make debugging the resulting executable more painful as the acid definitions will differ from the ones of the system library.

Solution

- The simplest solution may well be to avoid explicit register allocation altogether. There is extant code in the QEMU code base to do this.
- Since registerization is likely to provide some non-trivial speedup of guest code, we may avail ourselves of the `cc`’s `extern register` storage class. However, the easiest way to meet the requirement of universal exposure to these declarations will be to build our own `libc`, `libdraw`, and other libraries we link against.

4.5 Relocation

4.5.1 Relocation and Intermediate Formats of Compilation

`cc`’s intermediate format (the rough correspondence of a `.o` file) can still be relocated, as references are still by name, but does not contain native instructions, as those are only selected in full by the loader. Conversely, the loader generally fully specifies the layout of an executable and so discards the relocation data. However, the loader’s understanding of dynamically loaded modules (from the delayed `dynld(2)` project) will be sufficient to emit the relocation data that `dyngen` needs.

For the purposes of constant loading, `dyngen` needs to know which symbols a relocation record references. This information is as readily available as anything is in the other executable formats `dyngen` understands, but `dynld(2)` currently does not offer any real semantic interpretation of relocation records to its callers. We note that while `dyngen` is the current motivation for exposure, such information should be useful for `acid` as well, once dynamically loaded modules enter more widespread use.

As mentioned above, the micro-ops library includes `static inline` functions and constant lookup tables, which `cc` will land as static objects in the dynamically loaded module. For the purposes of this port, we will move all constant pools to other files (forcing the compiler to generate relocation records). `static inline` functions are a little more problematic, as many of them are declared in header files. To overcome this problem, we will move all such functions to header files and then generate, via `awk`, an alternate version of the header which lacks the keyword `static` and may be toggled via preprocessor macros between prototype and full function body mode. When compiling the micro-ops library proper, we will process these includes in prototype mode, in lieu of the original version. We will subsequently compile only these headers, in export mode, to produce an object which exports these previously `static inline` functions.

This is a manual way of forcing the same situation as attained by GCC; it is necessary as the Plan 9 loaders cannot consume dynamically loadable modules for further loading.

\[\text{20} \text{Sorry.}\]
\[\text{21} \text{At the moment QEMU does not support multiple processors in the guest, so while this would move the state pointer from per-CPU to per-process storage, it is hoped that this move would not alter semantics or correctness of the program.}\]
\[\text{22} \text{Rules of optimization: don’t do it, and, for experts only, don’t do it yet.}\]
4.5.2 Plan 9’s Dynamic Load Facility

For this port, \texttt{dynld(2)} has been extended to increase transparency of the dynamically loaded modules (dlms) to other programs. There are two additional API functions, \texttt{dyn\_import\_table()} and \texttt{dyn\_reloc\_table()}, which extract the import and relocation tables respectively and present them as arrays to the caller. These functions are necessary as these tables are “packed” in the dlm in a way that is intended to be parsed once, by \texttt{dynld(2)’s dynloadgen()}, the dynamic loader function. It was not necessary to write a function for extracting the export table for two reasons: QEMU did not need such a function, and the current semantics of dlms are that the export table is simply a chunk of data identified by the symbol \texttt{exporttab}; \texttt{libmach}’s facilities allow it to be readily extracted.

In support of \texttt{dyn\_reloc\_table()}’s operation, a new per-architecture function \texttt{crack\_dynrel()} has been added. This function investigates a given relocation tuple of (\texttt{offset in dlm, mode of relocation}) and computes (\texttt{imported symbol’s import index, offset from imported symbol}). The mapping is currently defined in an architecture specific way, requiring \texttt{crack\_dynrel()} to be per-architecture. Sadly, \texttt{crack\_dynrel()} duplicates knowledge from \texttt{dynreloc()}, \texttt{dynld(2)}’s relocator function, but as they are both short this is passable.

More verbose commentary about \texttt{dynld(2)} and the changes made have been pushed off to a separate document, \texttt{dynld.txt}, distributed in parallel with this document, as these changes are unlikely to be interesting to future developers of QEMU on Plan 9.

Solution

- \texttt{cc}’s relocation capabilities are sufficient for the task at hand. Some changes have been proposed to \texttt{dynld(2)} to increase visibility into the dynamically loadable modules.

4.6 Translation Block Structure

We are free to re-arrange the contents of translation buffers, so long as our structure supports function call entry from the translator, return to the translator, chaining translations, and both successor variants for micro-ops. Taking the natural (“not taken”) successor of a micro-op is automatic on GCC platforms, thanks to coring. We have trouble coring micro-ops on on Plan 9, so it would make sense to see if we could leave the functions unaltered as a first pass. In particular, this implies that we will have to ensure that we can move from one micro-op to the \texttt{next} (the not-taken successor) by \texttt{returning}. One layout of a translation buffer that would do this is:

\begin{verbatim}
CALL &op_1
CALL &op_2
CALL &op_3
RET
  op_1
  op_2
  op_3
\end{verbatim}

This will slow down the simulation a little, but may be passable as a proof of concept. We still relocate the function bodies out but leave them containing \texttt{RET} instructions. Then they will return back to our chain of \texttt{CALL} instructions and all will be well. However, it is not clear that this layout deals well with inter-micro-op branches: we can simulate falling from one to the next just fine, but doing anything out of order looks hard. Instead of keeping the entire future on the stack, we could use a structure like:

\begin{verbatim}
push 12
  12: push 13
  op_2
  13: push 14
  op_3
  ...\end{verbatim}

which keeps only the immediate successor micro-op on the stack. From an outside perspective, all we have done is grow the size of each micro-op by as many bytes as we need for the push. Since these bytes are a prefix to the micro-op, generated labels will naturally point there. Out-of-order control flow is available in this design using a few possibilities:

- Overwrite the successor value on the stack before returning.
- Manually pop the successor (in assembler, for example) before jumping to the appropriate label (and push).
- A \texttt{longjmp()}-style call to the next label which resets the stack.

What remains is to discuss non-local control flow more fully and check that it can, indeed, work with this translation buffer structure.
Solution

- We will (ab)use the stack to store the “not taken” successor micro-op’s address before entering a micro-op.

4.7 Micro-Op Non-local Control Flow

4.7.1 Revisiting GOTO TB()

The GNU C version causes GCC to emit an indirect jump (e.g., JMP %EAX). It loads the target address directly from the translation buffer meta-data. It too exports a _op_labelN symbol, but rather than being patched, it loads its target address from the translation buffer’s meta-data. As said before, this is not useful on Plan 9, but it does give a certain kind of inspiration.

4.7.2 A Return To C

C proper (i.e., GNU extensions and inline assembler aside) lacks any non-local control flow transfer mechanism other than a function call. It may also be useful to note that full functions written in assembler are available (and reasonably portable) on Plan 9; into this latter category fall setjmp() and longjmp().

It should be noted that the use of jumps out of C function bodies is remarkably complex as it imposes many requirements of the machine code at the jump site. In particular, the stack pointer must be back where it was at function entry so as to avoid leaving trash around. Further, all live variables must have been committed to backing store as there will be no future point to do so; fortunately, this is required of global state at function call sites.

The semantics of GOTO TB() make it more complex than just the constant jumps used by GOTO_LABEL_PARAM(), as it must be able to handle both the chained and unchained situations, and it must be easy for external code to toggle which behavior is active. The simplest way to achieve this may be to define GOTO TB(whichSuccessor) using a host state in the current translation buffer meta-data structure and a host conditional, as in:

```c
void *next = curr_tb->successor[whichSuccessor];
if(next)
    magic_jump_to(next);
```

This is similar in spirit to the extant GNU C implementation, but it avoids the tortured address export. It depends on “normal” relocation (for env and whatever function serves the roll of magic_jump_to).

4.7.3 Using longjmp() Everywhere

C proper and kencc do not allow us to jump to arbitrary pointers or land inline assembler. This and lack of GNU extensions rule out all current mechanisms within QEMU for achieving non-local control flow. In light of all of the constraints above, it seems easiest to (ab)use longjmp() to achieve all our non-local control flow needs. It is a simple, well-documented mechanism which gives us explicit control over both the stack and instruction pointers.

We may make a small modification to the CPU execution loop and enable the use of longjmp() to return from a translation block. This will require storing a jump buffer in the host state associated with the current guest CPU. Explicitly, the emulator loop now calls setjmp(&env->exitjbuf); before calling a translation buffer and EXIT TB() becomes

```c
longjmp(&env->exitjbuf);
```

Normal relocation will suffice to allow access to env. Since no locals are in flight across the call to the translated functions, we need not worry about smashing registers.

Both jumps to other translation units and jumps to micro-ops within this translation unit can make use of longjmp()'s ability to reset the stack to alleviate concern over micro-ops use of stacks, as long as we first store it on entry into a translation buffer. It will be convenient to do so into another jump buffer in the environment. In this model, GOTO_LABEL_PARAM() becomes

```c
extern int __op_gen_labelN;
env->tempjbuf[JMPPUFFC] = __op_gen_labelN;
longjmp(&env->tempjbuf,1);
```

and GOTO TB(whichSuccessor) is almost exactly as schematically given above:

---

21 It is not strictly required that we not leave trash on the stack, but it is generally considered rude and would only serve to increase the cache footprint of the translation buffer.

24 While the GCC developers doubtless view the absence of these extensions as bugs, one may achieve enlightenment if one views their absence as a feature.
void *temp = curr_tb->successor[whichSuccessor];
if (temp) {
    env->tempjbuf[JMPBUFPC] = temp;
    longjmp(&env->tempjbuf, 1);
}

It should be noted that we can abusively load in curr_tb, possibly including the offset to the specific field we're requesting, rather than make a reference to a global store.

4.7.4 Alternatives

While the use of conditional dispatch inside GOTO_TB() is unlikely to have measurable performance cost, it may be useful to briefly mention an approach to its elimination. The current QEMU translator uses a new class of abusive relocation to get the address of the next instruction after the jump so that the jump becomes an expensive no-operation. However, we could push this problem one layer higher by observing that transfer to the next micro-op may be just as good as a transfer to the next instruction. While the latter's address is (almost?) impossible to get in proper C, the former is readily calculated using the same mechanisms as for labels.

If the machine code emitted for all micro-ops is sufficiently nice, the stack restore capability of longjmp() may be unnecessary. In this case a simpler function that simply set the instruction pointer would suffice. If micro-ops are still using RET to enter their natural successor, the simpler function would still have to clean the stack slightly.

Solution

- longjmp() based solutions to EXIT_TB(), GOTO_LABEL_PARAM(), and GOTO_TB() have been proposed.\(^{25}\)

5 Other Porting Issues

5.1 Register Calling Conventions

The software MMU code makes use of a GCC extension\(^{26}\) to modify the register usage of its calling convention for several load and store instructions. Further, the modified register convention is hard-coded in hand-written inline assembler for their callers. However, it seems that most of this can be switched off and the C version used instead.

Solution

This is an optimization used by X86-on-X86 simulation and may be considered premature optimization for the purposes of the initial port.

5.2 Translation Block Program Counter

Helper code for the translated micro-op stream frequently wishes to know the actual program location, and so uses GCC's __builtin_return_address(0) function to extract it from the stack.

Solution

It should be straightforward to replace this with getcallerpc.

5.3 Explicit Branch Prediction Overrides

Some use is made of GCC's __builtin_expect(v, c) extension to provide hints to the processor's branch predictor. This may be dealt with by #define-ing away the annotation or adding branch prediction hints to cc. The latter sounds like a project for another time, if ever a convincing case for their use is made.\(^{27}\)

Solution

This may also be viewed as premature optimization for the purposes of the initial port and so removing the annotation (via #define) should suffice.

---

\(^{25}\)So while not purely C, this is certainly closer than QEMU's current approach.

\(^{26}\)The rather ugly __attribute__((regparm(N))) which specifies that the first N parameters should be passed as registers.

\(^{27}\)There have been discussions on GCC's mailing list about using branch predictor hints for pointers that result from malloc(), which strikes this author as remarkably silly. Hints also appear as decoration in Linux but this author is not aware of performance figures demonstrating a non-decorative utility.
5.4 Memory Management

QEMU supports both a “softmmu” mode and a “user” mode emulation strategy. The former emulates a full memory management unit (with translation cache), while the latter uses `mmap` and `mprotect` to host a system inside user usable address space. This is intended for running executables compiled for one architecture on another, under the same operating system.

The absence of `mmap` could be overcome by use of `segattach`, but no mechanism parallel to `mprotect` exists on Plan 9. Fortunately, “user” mode emulation is not likely attractive to Plan 9 users and so may be considered unnecessary to port.

Solution

It seems that system emulation mode uses no advanced memory tricks and so nothing beyond `libc`'s standard allocator functions will be necessary.

5.5 Locking

QEMU uses some limited test-and-set locking techniques for threading support in “user” emulation mode (not yet in “system” mode; SMP is implemented by round-robin emulation of the CPUs) and for CPU interrupt management. Currently every architecture codes in inline asm the appropriate test-and-set mechanism for implementing locks.

Some locking is sprinkled around the code in what seems to be active development towards taking advantage of multiple host processors. However, this code is incomplete which may pose problems; see Section 5.6.

Solution

Plan 9’s `libc` provides a `tas()` function which implements test-and-set.

5.6 Interacting With The Outside World

QEMU makes use of signals and POSIX AIO on UNIX and UNIX-like hosts to deliver interrupts. Notable consumers include the QEMU timer/clock driver (which uses SIGALARM) and the block device driver (which prefers to use POSIX AIO). Interestingly, it seems that file descriptors from streams (e.g., the UI connection to X or a VNC client, emulated network sockets, emulated serial ports, etc.) are polled via select only after a timer tick.

Every code path which wishes to deliver an interrupt to the guest CPU must call `cpu_interrupt()`. There is a comment (vl.c:7176) in some Windows specific code which reads

```c
/* Note: cpu_interrupt() is currently not SMP safe, so we force
QEMU to run on a single CPU */
```

This is quite the understatement: currently there is no synchronization between the cpu emulator loop’s and the interrupt delivery path’s attempts to modify translation buffer chaining. This mostly works as currently QEMU in “system” mode is single-threaded, implicitly serializing everything including signal delivery. However, it is not clear that the current code is immune to interrupt deferral for arbitrary amounts of time or loss.

Plan 9’s notes also act as interrupts rather than acting in separate threads (as in Windows), so a straightforward transform should yield code that is as correct on Plan 9 as it is on other platforms.

Notes For Development

It may be that at some point during development, the translation buffer chaining machinery is functional before interrupts have been made to work. To prevent QEMU from running away from us in this situation, it may help to have a mechanism to limit chaining depth. If we added an element, `int chain_break`, to the environment, set its value before calling in to the translation, and redefine `GOTO TB()` to be

```c
{ if(env->chain_break-- == 0) {
    return;
}
void *temp = curr_tb->successor[whichSuccessor];
if(temp) {
    env->tempjbuf[JMPBUFPC] = temp;
}
```

28While it is acknowledged that “user” mode is insecure – the guest code can modify QEMU’s host code – it is still actively developed upstream. The previous assertion that it was deprecated therefore seems misleading.

29And similarly complex mechanisms on Windows hosts

30See Appendix A
{longjmp(&env->tempjbuf,1);
}
}

then all translations will return to the main loop after a fixed number of chains have been made. Note that because the mechanism of return is to make GOTO_TB() a no-op, the emulation state is not compromised in any way: it just acts as if it were not chained. It is therefore safe to leave this mechanism engaged, even if chain_break is set to a value larger than the number of translation buffers encountered between timer ticks; doing so will only add the cost of a decrement and a conditional to the fast path.

Solution
The Plan 9 note mechanism should suffice for timer management. The block device code appears to have some way of avoiding use of AIO, but details are fuzzy.

5.7 User Interface
Tragically, little thought has been given to this. However, since Uriel has an SDL port to Plan 9, it is sincerely hoped that little effort is necessary to get at least a simulated VGA display, keyboard, and mouse available.

It is hoped that with relatively little effort QEMU can be taught about /net for user network emulation. Serial ports can probably be emulated easily by posting named pipes into /srv.

6 Summary

<table>
<thead>
<tr>
<th>Challenge</th>
<th>Current Favored Solution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control Flow</td>
<td>A modified translation block structure.</td>
</tr>
<tr>
<td>Register Allocation</td>
<td>Optimization; defer.</td>
</tr>
<tr>
<td>Register Calling Convention</td>
<td>Optimization; defer.</td>
</tr>
<tr>
<td>Relocation</td>
<td>The extant dynld(2) mechanisms provide sufficient relocation meta-data.</td>
</tr>
<tr>
<td>Program Counter</td>
<td>getcallerpc will suffice.</td>
</tr>
<tr>
<td>Branch Prediction Overrides</td>
<td>Optimization; defer.</td>
</tr>
<tr>
<td>Memory Management</td>
<td>It is believed that libc's standard allocator will suffice.</td>
</tr>
<tr>
<td>Locking</td>
<td>Trivially reimplemented using libc's _tas.</td>
</tr>
<tr>
<td>Signals</td>
<td>Reimplemented in terms of notes.</td>
</tr>
<tr>
<td>Asynchronous I/O</td>
<td>Optimization; defer.</td>
</tr>
</tbody>
</table>

Table 1: Summary of identified difficulties and the proposed mechanism of solution.

This paper presents an initial attempt at a strategy map for porting QEMU to Plan 9. From reading the QEMU paper [2], reading of QEMU code, some reading of the compiled binaries, and some hints as to where to begin, a series of potential issues were identified. For each, at least one solution is herein proposed for review; whenever possible, an effort has been made to identify other possible solutions as well. It should be noted that this is by no means an exhaustive list. For quick reference, the favored solution for each identified problem is tabulated in Table 1.

6.1 Earlier Work and Acknowledgements
Previously, Christoph Lohmann worked on porting the QEMU infrastructure code, but did not attempt a port of the dynamic translator. Uriel has an initial port of SDL to Plan 9, which should help in porting the GUI.

The author would like to thank David Eckhardt for his guidance and patience.

This work was funded by Google as part of the Google Summer of Code 2007.

References


A QEMU Interrupt Bug

The CPU interrupt dispatch mechanism’s goal is to unchain whatever translation block is running and force control flow to return to the main CPU execution loop. Its basic structure is:

1. Mark an interrupt-specific flag.
2. Fetch the current translation block.
3. Remove the environment’s pointer to the current translation block.
4. Recursively unchain the current translation block.

The main CPU execution loop, to which we are trying to ensure control flow returns, has the basic structure:

1. Check for interrupts in the flag word and if any are set, handle them.
2. Find or generate the next translation block.
3. If we are chaining (i.e. not on an exception path and the just-executed translation block left behind patching instructions), patch the current translation block with a chain to the next translation block.
4. Set the next translation block as the current.
5. Run the current translation block.

Note that there is a clear point, just after step 3 of the CPU execution loop, where all of the following conditions can hold:

1. A commitment has been made to which translation block will run next, but it is not yet considered the current translation block.
2. It might be the case that the current translation block is not chained to the new translation block. (More strictly, it might be the case that the current translation block’s transitive closure under chaining does not include the new translation block.)
3. The next translation block may have extant chaining patches, if it was pulled from cache. In the worst case, it may be part of a cyclic chain.

The first condition ensures that we have already selected our next translation block and are not able to select a different one. The second condition implies that the interrupt dispatch mechanism’s recursive unchaining may not affect the already-selected translation block’s chaining. The addition of the third condition yields that there are cases where interrupt dispatch is deferred until the next asynchronous interrupt (e.g., timer tick). If interrupts are not queued, but merely use the flag bits to signal their pending status, then this bug may additionally imply loss of interrupts.

The fix seems to be either disabling asynchronous signals during parts of the CPU execution loop or to re-check for interrupts after the next translation block has been set as the current. The former is slow, imposing two system calls per pass through the CPU execution loop. The latter implies more code re-structuring than I wish to do, as the bigger problem of the port remains.